 |
ARMEBS4
revision-26.06.2015
|
Timing parameters For FSMC NAND and PCCARD Banks. More...
#include "C:/Programs/ARMEBS4/current/doc/eclipse-doc/ext/libheivs_stm32/include/stm32/stm32f4xx_fsmc.h"
Data Fields | |
| uint32_t | FSMC_SetupTime |
| uint32_t | FSMC_WaitSetupTime |
| uint32_t | FSMC_HoldSetupTime |
| uint32_t | FSMC_HiZSetupTime |
Timing parameters For FSMC NAND and PCCARD Banks.
Definition at line 146 of file stm32f4xx_fsmc.h.
| uint32_t FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime |
Defines the number of HCLK cycles to setup address before the command assertion for NAND-Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a value between 0 and 0xFF.
Definition at line 148 of file stm32f4xx_fsmc.h.
| uint32_t FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime |
Defines the minimum number of HCLK cycles to assert the command for NAND-Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0xFF
Definition at line 154 of file stm32f4xx_fsmc.h.
| uint32_t FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime |
Defines the number of HCLK clock cycles to hold address (and data for write access) after the command deassertion for NAND-Flash read or write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0xFF
Definition at line 160 of file stm32f4xx_fsmc.h.
| uint32_t FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime |
Defines the number of HCLK clock cycles during which the databus is kept in HiZ after the start of a NAND-Flash write access to common/Attribute or I/O memory space (depending on the memory space timing to be configured). This parameter can be a number between 0x00 and 0xFF
Definition at line 167 of file stm32f4xx_fsmc.h.
1.8.9.1
